Constant Reference in SystemVerilog: Is It Really Constant?

Posted on 14 Jan 2024 in Verification • Tagged with systemverilog • 4 min read

Usually, a programmer uses const ref for a method argument when they want to show an intention to have read-only variable that isn't a copy of an original one. And this works as a hint perfectly, but what 'constant' guarantees can the simulator actually provide? So, I've started digging...


Continue reading

Xilinx AXI Verification IP

Posted on 24 Apr 2021 in Verification • Tagged with amba, axi, fpga, vip • 6 min read

Небольшой обзор Xilinx AXI Verification IP - набора инструментов для верификации систем, собранных на AXI шинах. Что в комплекте, как использовать, как симулировать в Vivado и вне, и как тестировать AXI Slave с помощью AXI Master VIP.


Continue reading